


[Web](#) [Images](#) [Videos](#) [Maps](#) [News](#) [Shopping](#) [Gmail](#) [more](#)
[Sign in](#)

Google scholar

latency lookahead schedul interval

Search

[Advanced Scholar Search](#)
[Scholar Preferences](#)
Scholar  **New!** [Articles and patents](#) - 1998 [include citations](#) Results 1 - 30 of ab
Did you mean: latency *look ahead schedule* interval**Balanced scheduling:** Instruction scheduling when memory latency is uncertain

DR Kerns, SJ Eggers - Proceedings of the ACM SIGPLAN 1993 ..., 1993 - portal.acm.org

... The consequence for compiler technology is that the compiler does not have to consider multiple memory latencies during instruction scheduling. ... consider how to schedule behind load instructions, The first ... 1] or an instruction lookahead scheme[2]. Nonblocking loads ...

Cited by 75 - Related articles - BL Direct - All 15 versions

Reducing memory latency via non-blocking and prefetching caches

TF Chen, JL Baer - Proceedings of the fifth international conference ..., 1992 - portal.acm.org

... The RPT will be accessed ahead of the regular program counter (PC) by a look-ahead program counter (LA ... The key to hiding memory latency is to keep enough distance between PC ... dependence effects, branch prediction, and the size of the lookahead window provided by the ...

Cited by 250 - Related articles - BL Direct - All 19 versions

[CITATION] Service aggregation through rate adaptation using a single storage format

R Krishnan, TDC Little - Network and Operating System Support for Digital ..., 1997

Cited by 6 - Related articles - All 6 versions

Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing

BR Rau, CD Glaeser - Proceedings of the 14th annual workshop on ..., 1981 - portal.acm.org

... minimum initiation interval, M, is equal to 3- The constraint introduced by the second rule alters the ... Figure 3b is another schedule that results from using the same rules but by making a different ... The schedules may vary in their latency and in other figures of merit, but they are all ...

Cited by 448 - Related articles - All 5 versions

Scheduling Issues In Video-On-Demand Systems

PS Yu, JL Wolf, H Shachnai - Multimedia information storage ..., 1996 - books.google.com

... server is to provide good quality of service with few defections and small latency, while requiring ... be found which will be completed within the look-ahead interval, a new look-ahead stream can be designated and the completing stream can be used to schedule other viewers ...

[Related articles](#) - All 2 versions**[PDF] A comparison of three lattice wave digital filter implementations**

M Vesterbacka, K Palmkvist, L Wanhammar, S ... - STUDIES ON THE ..., 1998 - isy.liu.se

... Carry-look ahead adders are used for the additions ... However, in terms of clock cycles the latency for an addition is zero clock cycles ... Paper 8 119 Figure 4 shows the schedule for the bit-serial processing elements in a single sample interval (Ni), while the scheduling of all the sets ...

Cited by 5 - Related articles - View as HTML - All 3 versions

On the effectiveness of buffered and multiple arm disks

AJ Smith - Proceedings of the 5th annual symposium on ..., 1978 - portal.acm.org

... aspects of the data examined are discussed in detail including seek, transfer and latency times, queue ... is possible to do better than LRU scheduling if we are permitted to look ahead; Belady

[2 ... **lookahead** algorithms have certain inherent advantages over realizable algorithms ...

Cited by 19 - Related articles - All 2 versions

[CITATION] **Scheduling** trees in parallel/pipelined processing environments

HF Li - IEEE transactions on computers, 1977

Cited by 17 - Related articles - All 4 versions

[CITATION] Optimal memory management strategies for a mobile user in abroadcast data delivery system

L Tassiulas, CJ Su - IEEE Journal on Selected Areas in Communications, 1997

Cited by 43 - Related articles - BL Direct - All 13 versions

[CITATION] Competitive Prefetching and Buer Management for Parallel IO Systems

M Kallahalla - 1997 - RICE UNIVERSITY

Cited by 2 - Related articles

[CITATION] Foresighted instruction **scheduling** under timing constraints

VH Allan, B Su, P Wijaya, J Wang - IEEE Transactions on Computers, 1992

Cited by 6 - Related articles - BL Direct - All 5 versions

[PS] **Scheduling** the retrievals of continuous media objects

C Shahabi - 1996 - dlab.usc.edu

... Our simulation studies show that the reduction in the average startup **latency** with bu ered sliding can be in excess ... For example, Fig. 1.2 shows the retrieval and display **schedule** for objects W, X, and Z. During the rst interval of this gure, the system reads subobjects W1, ...

Cited by 11 - Related articles - View as HTML - All 3 versions

Improved force-directed **scheduling** in high-throughput digital signal processing

WFJ Verhaegh, PER Lippens, EHL Aarts ... - ... on Computer-Aided ... 1995 - ieeexplore.ieee.org

... If the **latency** is larger than the algorithm period, which is often the case in high-throughput applications, then successive executions of ... $N(\bar{a}, t(u), a) a(t(u), i, a)$. E.

Look-Ahead To improve the effectiveness of the force-directed **schedul**- ing algorithm ...

Cited by 53 - Related articles - BL Direct - All 5 versions

Novel information distribution methods to massive mobile user populations

CJ Su, L Tassiulas - 1997 - test.lib.umd.edu

... mem-ory management policy is identified, that minimizes the expected aggregate **latency**. We present optimal memory update strategies with limited **look-ahead** as implementable approximations ... BROADCAST **SCHEDULING** Time on the broadcast channel is divided into slots ...

Cited by 3 - Related articles - All 7 versions

[CITATION] Polycyclic vector **scheduling** vs. chaining on 1-port vectorsupercomputers

J Tang, ES Davidson, J Tong - Supercomputing'88, [Vol. 1]. Proceedings., 1988

Cited by 23 - Related articles - All 4 versions

[PS] **Balanced Scheduling**

DR Kems - 1992 - pages.cs.wisc.edu

... **lookahead** scheme[2]. Nonblocking loads allow a processor to continue executing other instructions ... As the simulator encounters load instructions, it draws **latency** samples from a random ... In order to report a percentage improvement for balanced **scheduling**, the 100 sample ...

[View as HTML](#)

Parallelizing nonnumerical code with selective **scheduling** and software pipelining

SM Moon, K Ebcioğlu - ACM Transactions on Programming . ., 1997 - portal.acm.org

... x" contains the correct result of multiplication in iteration [n] (the multiplication **latency** has elapsed ...
 2. Software pipelining with a variable initiation **interval**; three iterations ((n)th, (n + 1 ... The most important global **schedul**-ing problem is gathering a group of independent operations ...

Cited by 58 - Related articles - BL Direct - All 10 versions

[CITATION] Mobile User's Memory Management To Minimize Deadline Misses of User's Requests In a Data Broadcasting System

CJ Su, L Tassioulas - ... for the information age: proceedings of ..., 1997 - Elsevier Science Ltd

Related articles

Tolerating **latency** in multiprocessors through compiler-inserted prefetching

TC Mowry - ACM Transactions on Computer Systems (TOCS), 1998 - portal.acm.org

... a binding prefetch is that if another processor modifies that location during the **interval** between when ... there obviously is not enough time within the critical section to hide the **latency** of prefetching ... we would like to move the prefetch of x outside the critical section to **schedule** it far ...

Cited by 64 - Related articles - BL Direct - All 5 versions

An efficient resource-constrained global **scheduling** technique for superscalar and VLIW processors

SM Moon, K Ebcioğlu - ACM SIGMICRO Newsletter, 1992 - portal.acm.org

... (c). The second motivation is that code explosion can be reduced during **scheduling** in the RISC program model, thus reducing **scheduling** time. VLIW compilers **schedule** operations beyond basic block boundaries due to the limited parallelism inside a basic block. ...

Cited by 173 - Related articles - BL Direct - All 4 versions

StaCS: a Static Control Superscalar architecture

BD de Dinechin - Proceedings of the 25th annual international ..., 1992 - portal.acm.org

... and then to build a software pipeline complying to this initiation **interval** (assuming sufficient space in ... Memory operations such as LOAD(S) have their expected **latency** indicated into the ... Each instruction therefore belongs to one and only one **scheduling** class, which is the set of ...

Cited by 4 - Related articles - All 5 versions

[CITATION] for Video-on-Demand Systems

CC Aggarwal, JL Wolf, PS Yu - 1996

Related articles

[CITATION] **Scheduling** time warp processes using adaptive control techniques

AC Palaniswamy, PA Wilsey, M Inc, IL Schaumburg - ... Conference Proceedings, 1994 ..., 1994

Cited by 22 - Related articles - All 4 versions

[CITATION] Optimum and heuristic transformation techniques for simultaneous optimization of **latency** and throughput

MB Srivastava, M Potkonjak - IEEE Transactions on Very Large Scale Integration (..., 1995

Cited by 34 - Related articles - All 12 versions

[PDF] Shared memory as a basis for conservative distributed architectural simulation

M Swanson, L Stoller - Parallel and Distributed Simulation (PADS'97), 1997 - Citeseer

... **Latency** of cache misses 10 ... Parallel Proteus1] performs direct execution simulation, using a conservative time window approach. To overcome a small **lookahead** size resulting from switch level simulation, they use local barriers and predictive barrier **scheduling**. ...

Cited by 7 - Related articles - View as HTML - All 8 versions

[PDF] Multiprocessor **scheduling** to account for interprocessor communication

GC Sih - University of California at Berkeley, Berkeley, CA, 1992 - eecs.berkeley.edu

... 5.2.1 Other **Scheduling** Problems 148 5.2.2 A Smart **Scheduling** System 149 5.3

SCHEDULING-ROUTING INTERACTION 15 1 REFERENCES ... cache designed to reduce memory latency, and the second level is a large DRAM snooping cache to minimize bus traffic. ...

[Cited by 57](#) - [Related articles](#) - [View as HTML](#) - [All 2 versions](#)

[PDF] A partitioned control scheme for mobile robot path tracking

DH Shin, S Singh, W Shi - IEEE International Conference on ..., 1991 - [swing.adm.ri.cmu.edu](#)

... be made that such a scheme produces steering corrections that compensate for the inherent latency of the ... rep- lans a simple, continuous path that converges to a desired path at some look-ahead distance. ... to the initial errors (x, y, 6) and to zero errors after lookahead distance L ...

[Cited by 8](#) - [Related articles](#) - [All 4 versions](#)

The threshold of event simultaneity

F Wieland - ACM SIGSIM Simulation Digest, 1997 - [portal.acm.org](#)

... events occurring at the same time, and when there am sev- eral tied zero-lookahead events they use ... Now suppose we schedule B at time 100-6, and A at 100+6, with 6=0.01. ... but large enough to accommodate differences in event routing due to the communication latency of the ...

[Cited by 40](#) - [Related articles](#) - [BL Direct](#) - [All 10 versions](#)

[CITATION] Algebraic survivor memory management design for Viterbi detectors

G Feltweis - IEEE Transactions on Communications, 1995

[Cited by 24](#) - [Related articles](#) - [BL Direct](#) - [All 14 versions](#)

[CITATION] A new design approach and VLSI implementations of recursive digital filters

YT Hwang, CL Sue - 1996 IEEE International Symposium on Circuits and ..., 1996

[Cited by 3](#) - [Related articles](#) - [BL Direct](#) - [All 2 versions](#)

 [Create email alert](#) ^{New!}

Did you mean to search for: latency *look ahead schedule* interval

Google 

Result Page: 1 2 3 4 5 6 7 8 9 10 [Next](#)

[Go to Google Home](#) - [About Google](#) - [About Google Scholar](#)

©2010 Google